



## INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

<p>(51) International Patent Classification<sup>4</sup> : H01L 23/10, 23/12, 23/14 H01L 23/18</p>	<p>A1</p>	<p>(11) International Publication Number: WO 88/ 03705 (43) International Publication Date: 19 May 1988 (19.05.88)</p>
<p>(21) International Application Number: PCT/US87/02715 (22) International Filing Date: 26 October 1987 (26.10.87) (31) Priority Application Number: 928,121 (32) Priority Date: 7 November 1986 (07.11.86) (33) Priority Country: US  (71) Applicant: OLIN CORPORATION [US/US]; 91 Shelton Avenue, P.O. Box 30-9642, New Haven, CT 06511 (US).  (72) Inventors: FISTER, Julius, C. ; 28 Norwood Avenue, Hamden, CT 06518 (US). CHERUKURI, Satyam, C. ; 33 Ridge Ct., East #6B, West Haven, CT 06516 (US). MAHULIKAR, Deepak ; 18 Grace Court, Meriden, CT 06450 (US). O'DONNELLY, Brian, E. ; 21D Harbour Village, Branford, CT 06405 (US).</p>		<p>(74) Agents: WEINSTEIN, Paul et al.; Olin Corporation, 91 Shelton Avenue, New Haven, CT 06511 (US).  (81) Designated States: AT (European patent), AU, BB, BE (European patent), BG, BJ (OAPI patent), BR, CF (OAPI patent), CG (OAPI patent), CH (European patent), CM (OAPI patent), DE (European patent), DK, FI, FR (European patent), GA (OAPI patent), GB (European patent), HU, IT (European patent), JP, KP, KR, LK, LU (European patent), MC, MG, ML (OAPI patent), MR (OAPI patent), MW, NL (European patent), NO, RO, SD, SE (European patent), SN (OAPI patent), SU, TD (OAPI patent), TG (OAPI patent).  Published With international search report. With amended claims and statement.</p>
<p>(54) Title: SEMICONDUCTOR DIE ATTACH SYSTEM</p> <div data-bbox="389 1302 1266 1638"> </div> <p>(57) Abstract</p> <p>A semiconductor die attach system (10) adapted for attaching a semiconductor die (12) to a substrate (14). A metallic buffer component (16) is disposed between the substrate and the semiconductor die to withstand stresses created from thermal cycling of the substrate and the die. The metallic buffer component is sealed to the substrate with a layer of solder (18). The layer of solder is provided to dissipate stresses created by thermal cycling of the substrate and the die. The die is sealed to the buffer with a silver-glass adhesive (19).</p>		

**FOR THE PURPOSES OF INFORMATION ONLY**

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AT	Austria	FR	France	ML	Mali
AU	Australia	GA	Gabon	MR	Mauritania
BB	Barbados	GB	United Kingdom	MW	Malawi
BE	Belgium	HU	Hungary	NL	Netherlands
BG	Bulgaria	IT	Italy	NO	Norway
BJ	Benin	JP	Japan	RO	Romania
BR	Brazil	KP	Democratic People's Republic of Korea	SD	Sudan
CF	Central African Republic	KR	Republic of Korea	SE	Sweden
CG	Congo	LI	Liechtenstein	SN	Senegal
CH	Switzerland	LK	Sri Lanka	SU	Soviet Union
CM	Cameroon	LU	Luxembourg	TD	Chad
DE	Germany, Federal Republic of	MC	Monaco	TG	Togo
DK	Denmark	MG	Madagascar	US	United States of America
FI	Finland				

-1-

SEMICONDUCTOR DIE ATTACH SYSTEM

While the invention is subject to a wide range of applications, it is particularly suited for semiconductor die attachment adapted for hermetically sealed packages and will be particularly described in that connection. More specifically, a metallic buffer component is disposed between and bonded with a solder and a silver-glass to a substrate and a semiconductor die, respectively, to dissipate thermal or mechanical stresses caused by thermal exposure. In another embodiment, a solder bonds the die to a substrate.

Semiconductor dies are typically attached to hermetically sealed packages with a bonding composition of various metals. These bonding compositions usually melt at a relatively high temperature in order to withstand the processing temperatures required to hermetically seal a package, i.e. above 400°C. Typical bonding materials and techniques are disclosed in articles entitled "Die Bonding & Packaging Sealing Materials", by Singer in Semiconductor International, December 1983; "A New Metal System for Die Attachment" by Winder et al. in Proc. Tech. Program - Annu. Int., Electron. Packag. Conf. 2ND, 1982, pages 715-727; and "A Critical Review of VLSI Die-Attachment In High Reliability Application", by Shukla et al. in Solid State Technology, July 1985. Also U.S. Patent No. 3,593,412 discloses a unique attachment system.

In a typical assembly operation, a semiconductor die or integrated circuit is placed in a cavity of a base member containing the bonding composition. The base is then heated to

-2-

melt the bonding composition and attach the die within the cavity of the base. Subsequently, the cavity is covered with a lid and heated to seal the lid to the base and form an hermetic enclosure for the die. Lid sealing temperatures are typically about 400°C to about 450°C. Examples of this type of process are disclosed in U.S. Patent Nos. 4,229,758 and 4,487,638.

When the base and lids of the hermetically sealed semiconductor packages are formed of metal, such as selected copper alloys, the semiconductor die, typically silicon, is directly attached to the metallic substrate. Unlike the low degree of mismatch between coefficients of thermal expansion (CTE) of the components and the die, which is common to the conventional ceramic packages, there is a very large mismatch between the coefficients of thermal expansion of the silicon and the metallic substrates, i.e. from about 10.0  $\mu\text{m}/\text{m}/^\circ\text{C}$  ( $100 \times 10^{-7}$  in/in/ $^\circ\text{C}$ ) to about 13.0  $\mu\text{m}/\text{m}/^\circ\text{C}$  ( $130 \times 10^{-7}$  in/in/ $^\circ\text{C}$ ). By contrast, the mismatch between the coefficients of thermal expansion of alumina and silicon is only about 1.5  $\mu\text{m}/\text{m}/^\circ\text{C}$  ( $15 \times 10^{-7}$  in/in/ $^\circ\text{C}$ ).

The mismatch in the CTE results in the formation of large strains and resulting thermal stresses during thermal cycling. For example, when a silicon die is attached to a metal substrate with a conventional gold-2% silicon sealing metal, it is processed at a temperature of about 400°C. After the die is attached to the substrate, they are cooled down to room temperature. Very often, thermal stress is generated during this cool down cycle by the large mismatch in the CTE of the die and substrate. The stress and strain may cause the die to either

-3-

crack or separate at the interface from the substrate.

U.S. Patent No. 2,971,251 to Willemse discloses a semiconductor device soldered to a carrier or supporting plate having a matched coefficient of thermal expansion with that of the semiconductor device. The plate may be soldered to a copper cooling plate having a coefficient of thermal expansion which is significantly different from that of the plate and semiconductor device. The solder is silver, although if the bottom side of the carrier plate is gold plated, different soldering agents may be employed. The carrier plate also has a thin layer of gold on its top surface to enhance the adhesion to a tin solder which is bonded between the carrier plate and the silicon chip. One embodiment of the present invention differs from the patent in that it discloses bonding a chip to a substrate with an intermediate buffer to compensate for the mismatch of coefficient of thermal expansion between the die and the substrate. The invention includes specifying the specific bonding materials used between the die and the buffer as well as between the buffer and the substrate. Further, barrier layers and oxidation resistant layers are disposed on the various components to enhance the bond strength and prevent the disbonding of the chip from factors such as oxidation, nonbonding impurities on the surfaces, formation of brittle intermetallic phases, solder fatigue, creep rupture and extensive voiding under the die.

The use of tin containing solders to bond a buffer to a substrate and a die is known. Tin containing solders perform adequately, however, intermetallic compounds may form in the presence

-4-

of gold and reduce the thermal cycling capability or lower the cohesion of the die with the base.

It is a problem underlying the present invention to provide a semiconductor die  
5 attachment system for attaching a semiconductor die to a substrate which is able to withstand the stresses resulting from thermal cycling of the substrate having an attached die.

It is an advantage of the present invention  
10 to provide a semiconductor die attach system and process of attaching the system which obviates one or more of the limitations and disadvantages of the described prior arrangements.

It is a further advantage of the present  
15 invention to provide a semiconductor die attach system and process of attaching the system which is able to dissipate thermal stresses formed between a semiconductor die and a substrate.

It is a yet further advantage of the present  
20 invention to provide a semiconductor die attach system and process of attaching the system wherein a layer of solder disposed between a semiconductor die and a substrate provides a stress relaxation path to dissipate thermal stresses.

It is still another advantage of the present  
25 invention to provide a semiconductor die attach system and process of attaching the system including a buffer component being bonded to a substrate with a solder and to a die with a  
30 sealing glass.

Accordingly, there has been provided a semiconductor die attach system and process of attaching the system adapted for attaching a semiconductor die to a substrate having a  
35 relatively high CTE. A metallic buffer component is disposed between the substrate and the

-5-

semiconductor die to withstand stresses created by thermal cycling of the substrate and the die. The metallic buffer component is preferably sealed to the substrate with a layer of solder. The layer of solder is provided to dissipate stresses created by thermal cycling of the substrate and the die. Oxidation resistant layers and barrier layers may be disposed on the surfaces of the substrate and the buffer to enhance the bonding strength. The buffer component is bonded to the die with a silver-glass adhesive. In a second embodiment, the buffer has a coating of solder. In a third embodiment, the solder is used without a buffer to attach the die to the substrate.

The invention and further developments of the invention are now elucidated by means of the preferred embodiments in the drawings.

#### IN THE DRAWINGS

Figure 1 illustrates a semiconductor die attach system including a buffer layer bonded to a substrate with a layer of solder and to a semiconductor die with a silver-glass adhesive in accordance with the present invention.

Figure 2 illustrates a semiconductor die attach system incorporating barrier layers and oxidation resistant layers on the die, buffer layer and the substrate.

Figure 3 illustrates a glass-sealed, semiconductor package incorporating a die attach system in accordance with the present invention.

Figure 4 illustrates a second embodiment of a semiconductor die attach system incorporating a buffer layer coated with a layer of solder.

Figure 5 illustrates a third embodiment of a semiconductor die attach system using a solder to bond the die to a substrate.

-6-

A semiconductor die attach system 10 for attaching a semiconductor die 12 to a high conductivity substrate 14 is illustrated in Figure 1. A buffer component 16 is disposed  
5 between and bonded to the substrate 14 and the die 12 for withstanding thermal stress generated from thermal cycling of the substrate and the die. A layer of solder 18, preferably selected from the group consisting of gold-silicon, gold-tin,  
10 copper-indium, silver-tin, silver-antimony-tin, lead-indium-tin, lead-indium-silver-tin, lead-indium-silver, and mixtures thereof, bonds the buffer component to the substrate 14 for dissipating thermal stress generated from thermal  
15 cycling of the substrate 14 and the die 12. A silver-glass adhesive 19 bonds the buffer component 16 to the semiconductor die 12.

The present invention is primarily directed to forming a semiconductor package wherein the  
20 substrate or base is formed of a material having a relatively high coefficient of thermal expansion (CTE), i.e. above about  $16.0 \mu\text{m/m}/^\circ\text{C}$  ( $160 \times 10^{-7}$  in/in/ $^\circ\text{C}$ ). The semiconductor die to be attached to the substrate typically has a much lower  
25 coefficient of thermal expansion of about  $5.0 \mu\text{m/m}/^\circ\text{C}$  ( $50 \times 10^{-7}$  in/in/ $^\circ\text{C}$ ). It is known that the semiconductor die may be attached to the substrate with a sealing or bonding material selected from the group consisting of  
30 gold-silicon, silver-tin, copper-indium, gold-tin, silver-antimony-tin and mixtures thereof.

Moreover, these materials may be used to bond a buffer component to both a die and a substrate. The solder has certain limitations in bonding to a  
35 die relating to the metallurgy. The solder can bond to a die having a silver plating. However, many dies do not have silver plated backs. The



-7-

solder can also be bonded to gold plated backs, if the gold plating is thick enough. Finally, the solder cannot form an adequate bond to a bare backed die.

5       The present invention is directed to disposing a metallic or non-metallic buffer component 16 between substrate 14 with a high CTE and a semiconductor die 12 with a relatively low CTE. The buffer 16 can be bonded to the substrate  
10       14 with a solder 18 and to the die with a silver-glass adhesive 19. The solder 18 is provided to dissipate the thermal stresses caused by the strains generated by exposure of the die 12 and substrate 14 to thermal cycling. This may  
15       occur during the fabrication of a semiconductor package, as seen in Figure 3, when the die 12 and the substrate 14 are cooled down to room temperature.

20       The buffer 16 is preferably formed of a thin strip of material capable of withstanding these stresses from thermal cycling. The buffer component 16 preferably has a coefficient of thermal expansion which is more closely matched to the die 12 than to the substrate 14. As the die  
25       attach system 15 begins to cool down, the strains caused by the mismatch in coefficients of thermal expansion occurs between the buffer 16 and the substrate 14 instead of between the buffer 16 and the die 12 whose coefficients of thermal expansion  
30       are more closely matched. One advantage of locating the larger differential in the coefficients of thermal expansion between the buffer 16 and the substrate 14 is that both the buffer 16 and the substrate 14 may be formed of a  
35       metallic material which is typically ductile and better able to withstand stresses and deformation.

-8-

Still, it is important to reduce stresses and deformation between the buffer 16 and the die 12 because the semiconductor material, of which the die is formed, is usually very brittle and unable to withstand any significant deformation. In fact, any stresses between the brittle semiconductor material and the buffer 16 are likely to cause cracking of the semiconductor material or separation at the die-substrate interface.

Referring again to Figure 1, a buffer component 16 is preferably selected from a controlled-expansion alloy having a thickness of from about .025 mm to about .51 mm (from about 1 to about 20 mils). Preferably, the thickness of the buffer 16 is from about .051 mm to about .20 mm (from about 2 to about 8 mils). It is advantageous for the buffer 16 to be relatively thin so as to reduce the thermal resistance between the semiconductor device 12 and the substrate 14. At the same time, the buffer component 16 is stiff, i.e. does not deflect, to prevent deformation during thermal cycling. Although, the buffer component 16 may deform to compensate for the strains generated during the cool down period after die attachment or package fabrication, this deformation is thought to be slight and does not significantly effect the operation of the semiconductor device as long as it neither cracks nor separates at its interface with the buffer component.

The buffer component 16 also has a coefficient of thermal expansion from about  $3.5 \mu\text{m}/\text{m}/^\circ\text{C}$  to about  $10.0 \mu\text{m}/\text{m}/^\circ\text{C}$  ( $35 \times 10^{-7}$  in/in/ $^\circ\text{C}$  to about  $100 \times 10^{-7}$  in/in/ $^\circ\text{C}$ ). Preferably, the buffer component 16 has a CTE of

-9-

about  $4.0 \mu\text{m/m}/^\circ\text{C}$  to about  $8.0 \mu\text{m/m}/^\circ\text{C}$  ( $40 \times 10^{-7}$  in/in/ $^\circ\text{C}$  to about  $80 \times 10^{-7}$  in/in/ $^\circ\text{C}$ ). In general, it is desirable that the coefficient of thermal expansion of the buffer component 16 be compatible and relatively close to the CTE of the semiconductor die 12. The buffer component 16 may be constructed of a material having a relatively low CTE selected from the group consisting of tungsten, rhenium, molybdenum and alloys thereof, and nickel-iron alloys, cermets and ceramics. Several examples of particular nickel-iron alloys include 42 Ni-58 Fe, 64 Fe-36 Ni and 54 Fe-28Ni-18 Co. It is also within the terms of the present invention to form the buffer component 16 of any metal, alloy, ceramic or cermet which is able to meet the requirement for a suitable coefficient of thermal expansion as set out hereinbefore.

The die attach system 17 illustrated in Figure 2 is similar to that shown in Figure 1 but includes oxidation resistant layers, barrier layers and intermediate layers. First and second oxidation resistant layers 20 and 22 may be disposed on opposite surfaces of buffer component 16' to enhance the strength of the seal with the silver-glass adhesive 19' and the layer of solder 18'. To prevent oxidation of the buffer component 16', it may be desirable to provide first and second barrier layers 26 and 24 on surfaces 30 and 28, respectively, of the buffer component 16'. Throughout the specification, primed, double and triple primed reference numerals indicate components which are substantially the same as the components identified by the same unprimed reference numerals.

The first and second barrier layers 26 and 24 are typically formed of a material from the group

-10-

consisting of nickel, cobalt and alloys thereof. However, it is also within the terms of present invention to form the first and second barrier layers 26 and 24 of any suitable metal or alloy which prevents interdiffusion between the buffer component 16' and the first and second oxidation resistant layers 20 and 22 as will later be described herein. The first and second barrier layers 26 and 24 also enhance the bonding of the first and second oxidation resistant layers 20 and 22, described herein, to the buffer component 16'. The first and second barrier layers 26 and 24 are applied by any conventional means such as electroplating to thickness of about 1 to about 10 microns. Preferably, the thickness of the barrier layers are from about 1.2 to about 5 microns.

Oxidation resistant layers 20 and 22 are preferably formed on the barrier layers 26 and 24, respectively. The oxidation resistant layers are typically formed of a material selected from the group consisting of gold, silver, palladium, platinum and alloys thereof. These metals are particularly selected for their ability to resist oxidation at the high sealing temperatures to which they will be subjected. Typically they are plated onto the first and second barrier layers 26 and 24 at a thickness of about 1 to about 10 microns. Preferably, the thickness of the oxidation resistant layers 20 and 22 is from about 1.2 to about 5 microns. It is also within the scope of the present invention to plate oxidation resistant layers 20 and 22 directly onto the buffer component 16' without an intermediate barrier layer.

First and second intermediate layers 25 and 27 may be disposed between the first and second oxidation resistant layers 20 and 22 and the first

-11-

and second barrier layers 26 and 24, respectively. The intermediate layers 25 and 27 are preferably formed of a gold flashing for preventing diffusion of oxygen through the oxidation resistant layers into the barrier layers at elevated temperatures. Oxygen diffusion may form oxides of the barrier layer material which reduces adhesion of the barrier and oxidation resistant layers. The gold flashing is preferably from about .1 to about .2 microns in thickness.

The substrate 14' may be formed of a high coefficient of thermal expansion material selected from the group consisting of metals, alloys, ceramics and cermets. The substrate material has a coefficient of thermal expansion of more than about  $14.0 \mu\text{m/m}/^\circ\text{C}$  (to about  $140 \times 10^{-7} \text{ in/in}/^\circ\text{C}$ ) and preferably more than about  $16.0 \mu\text{m/m}/^\circ\text{C}$  (about  $160 \times 10^{-7} \text{ in/in}/^\circ\text{C}$ ). As with the buffer component 16', it may be desirable to form a third barrier layer 32 on the surface 34 of the substrate 14'. Further, a third oxidation resistant layer 36 may be formed on the barrier layer 32. If appropriate, a third intermediate layer 35 may be disposed between the barrier layer 32 and the oxidation resistant layer 36. The third intermediate layer may be a gold flash which serves the same function as the first and second intermediate layers 25 and 27.

The solder 18' disposed between the substrate 14' and the buffer 16', is relatively soft and deforms at a relatively low stress to accommodate the stress and strain generated by the mismatch in coefficients of thermal expansion of the buffer 16' and the substrate 14'. The solder 18' also distances the buffer 16' and the die 12' from the high coefficient of thermal expansion

-12-

substrate 14' so as to decrease the effect of the mismatch in coefficient of thermal expansion between the die 12' and the substrate 14'. The solder 18' is preferably selected from the group consisting of gold-silicon, gold-tin, silver-tin, silver-antimony-tin, lead-indium-silver-tin, copper-indium, lead-indium-tin, lead-indium-silver and mixtures thereof. The solder 18' is preferably the lead-indium-silver solder constituted of from about 15 to about 95 wt. % lead, from about 1 to about 80 wt. % indium and the remainder essentially silver. Preferentially, the lead-indium-silver solder comprises from about 85 to about 94 wt. % lead, from about 1 to about 5 wt. % indium and the remainder essentially silver. The solder 18' and in particular the lead-indium-silver solders have a low flow stress i.e. are "soft". For example, a 92.86Pb-4.76In-2.38Ag solder has a flow stress of about 31.4 MPa (about 4560 pounds per square inch (psi)). This compares with a gold-2% silicon solder having a flow stress of about 300 MPa (about 43,500 psi). With a lower flow stress, the solder is more pliable and more able to absorb the stresses generated by the mismatch in coefficients of thermal expansion between the die 12' and the substrate 14'. Another solder which may be used has a composition of 92.5Pb-5In-2.58Ag. The solders containing tin have been found more effective in environments which do not have any gold.

A silver-glass adhesive 19' seals the semiconductor die 12' to the buffer 16'. A suitable silver-glass adhesive 19' may be one of the Amicon series of silver-glass conductor materials manufactured by Amicon-A Grace Company.

-13-

Another operable appropriate silver-glass adhesive is one of the silver-glass conductor materials manufactured by Johnson Matthey, Inc. The silver-glass adhesives 19' contain a binder, a glass, silver particles, and a solvent. To apply adhesives 19', they are first spread, as a paste, on the surface of the buffer 16'. The die 12' is then placed on the glass covered buffer surface. Then, the system is heated to a curing temperature i.e. about 140°C to drive off the volatiles and coalesce the silver-glass adhesive 19' to adhere to the buffer 16' and the die 12'. A weak or tenuous bond is formed at this stage. The glass is next fired at a temperature, i.e. about 420°C and for an appropriate time so as to provide glass melting, flow, wetting and formation of a 100% inorganic, silver-glass bond between the die 12' and the buffer 16'. The specific time and temperature for the firing is dependent upon the size of the die and the particular silver-glass system used.

The semiconductor die 12' is typically formed of a material selected from the group consisting of silicon, gallium arsenide, silicon carbide and combinations thereof. The silver-glass adhesive 19' has been found to form a superior bond with bare-back dies because of the presence of a thick oxide layer. However, in many instances, dies are manufactured with an oxidation resistant layer 38, selected from the materials used to form the oxidation resistant layers, 26 and 28 on the buffer component 16'. In addition, a barrier layer 40 may be disposed between the semiconductor die 12' and the oxidation resistant layer 38 as appropriate. The silver-glass adhesive 19' has been found to effectively bond to oxidation

-14-

resistant layers, such as gold or silver. It is, however, within the terms of the present invention, to use die 12' with or without an oxidation layer 38 and with or without a barrier layer 40.

To further understand the present invention, an explanation of the process by which the semiconductor die 12 is attached to the buffer component 16 and substrate 14 is provided herein with reference to Figures 1 and 3. A solder, preform 18, preferably a lead-indium-silver solder, is disposed in a cavity 42 of a substrate 14. Then, a buffer 16 is stacked on top of the solder preform 18. The substrate 14 may then be placed on a hot stage and heated to a temperature of at least about the melting point of the solder or to about 100°C in excess thereof. This heating is preferably done in an inert atmosphere of gases, such as, for example, nitrogen, argon, forming gas, nitrogen-4% hydrogen and neon to protect against oxidation. The buffer 16 is preferably scrubbed against the molten solder 18 so as to level the solder, break any oxide films and improve the intimate contact between the buffer 16, the solder 18 and the substrate 14. The assembly of the substrate 14, solder 18 and buffer 16 is then allowed to cool to room temperature. A layer of silver-glass adhesive 19 is next disposed on a surface of the buffer 16. Then, a die 12 is stacked on the silver-glass adhesive. The substrate 14, buffer 16, die 12 and the adhesive 19 are next heated to a temperature so as to volatilize the solvents and binders of the adhesive and drive them off. At the same time, the glass coalesces to form a weak or tenuous bond between the die 12 and the buffer 16.



-15-

Finally, the entire assembly 15 including the substrate 14 and the die 12 may be fired at a temperature necessary for glass melting, flow, wetting and formation of a silver-glass inorganic bond between the die 12 and the buffer 16.

Although the process of constructing semiconductor package 56 has been described in reference to the die attach system 15, as shown in Figure 1, it is also within the terms of the present invention to substitute the die attach system 17, in Figure 3, for the system 15. Moreover, in applying the die attach system 17, any of the oxidation resistant layers, intermediate layers or barrier layers may be used as appropriate.

At this stage, the semiconductor package 56 can be completed. First, a preform of sealing glass, such as one selected from the group consisting essentially of lead-borate, lead-zinc-borate, lead-borosilicate and lead-zinc-borosilicate mixed with a particulate additive may be disposed on the substrate 14. Then, a leadframe 46 is placed on the glass 44. The substrate 14, glass 44 and leadframe 46 are heated to a temperature so as to melt glass 44 and cause the leadframe 46 to sink into the glass. If desired, the firing of the glass adhesive 19 can be incorporated with this step. After cool down, the die 12 is electrically connected to the ends of the leadframe 46 by any conventional technique, such as wire bonding with wires 48. A preform of glass 50, which may be the same as glass 44, may then be disposed on the surface 52 of the leadframe 46. A cap or lid 54 is then stacked on the glass 50 and the resulting semiconductor package 56 is heated so as to melt glass 50 and

-16-

hermetically seal the die 12 within the enclosure 58 of the semiconductor package 56.

Although the invention preferably includes a solder component 18 between the substrate 14 and the buffer 16, it is also within the terms of the present invention to eliminate the solder component 18 and spot weld the buffer component 16 directly to the substrate 14. This may be accomplished by applying heat and pressure for the necessary time to achieve a degree of melting sufficient to attain solid state diffusion to bond the buffer component 16 directly to the substrate 14. This may further be accomplished without oxidation resistant or barrier layers between the buffer component and the substrate. An embodiment of this scope would be similar to that illustrated in Figure 1 but without the solder layer 18.

In a further embodiment, as illustrated in Figure 4, a semiconductor die attach system 60 differs from the semiconductor die attach system 17 illustrated in Figure 2 in the construction of the buffer 16". The buffer 16" may be coated with solder 18", preferably the lead-indium-silver solder by any conventional technique such as hot dipping. Since the dipping process may immediately follow the cleaning of the buffer, both the oxidation resistant layers and the barrier layer can be eliminated. The buffer 16" can be directly bonded to the substrate 14". As disclosed hereinbefore, the substrate 14" may, if appropriate, include a third barrier layer 32", a third intermediate layer 35" and a third oxidation resistant layer 36". The solder coating 18" also bonds to the silver-glass adhesive 19". The bonding strength is thought to be increased when

-17-

both the silver-glass adhesive 19" and the solder coating 18" contain a silver constituent.

The process of attaching the semiconductor die 12" to a substrate 14", as illustrated in Figure 4, may include the following sequence of steps. First, the substrate 16" having a solder coating 18", preferably lead-indium-silver, is disposed on a substrate 14" which may have a third barrier layer 32", a third intermediate layer 35" and a oxidation resistant layer 36". Any or all of the layers on the substrate 14" may be deleted as appropriate. The stacked substrate 14" and buffer 16" may be heated on a hot stage to a temperature wherein the solder melts so that upon cooling to room temperature, it bonds the buffer 16" onto the surface of the substrate 14". Then, a layer of silver-glass adhesive 19", in paste form, may be spread on the surface of the buffer 16". The die 12", which may be provided with an oxidation resistant layer 38" and a barrier layer 40", if appropriate, is then stacked on the glass adhesive 19". The assembly is then heated to a temperature required to drive off the volatiles and coalesce the silver-glass adhesive 19" and form a weak or tenuous bond to the die 12" and to the solder coated surface of the buffer 16". The assembly 60, including the substrate 14", the buffer 16", the adhesive 19" and the die 12", is heated to the firing temperature for the time required to melt the glass adhesive 19". Then, the assembly 60 is cooled down so that the die is affixed to the buffer 16". As with the die attach assemblies 15 and 17, die attach assembly 60 may be incorporated in a semiconductor package as, for example, the type illustrated in Figure 3. The firing of the glass adhesive may be incorporated

-18-

with the melting of glass used in sealing the semiconductor package.

In another embodiment, as illustrated in Figure 5, a die attach assembly 70 includes a substrate 14'', a solder component 18'' and a die 12''. The die 12'' preferably has an oxidation resistant coating on the surface bonded to the solder 18''. The coating may be selected from any desirable material, such as gold or silver. The buffer component of the earlier described embodiments is deleted and the semiconductor die 12'' is bonded to the substrate 14'' with only a solder 18''. It is thought that the solder component alone, if compliant enough to withstand thermal shock testing, can adequately dissipate thermal stress generated from thermal cycling. The solder component 18'' is selected from the group consisting of lead-indium-silver, lead-indium-silver-tin, and mixtures thereof. The solder is preferably a lead-indium-silver comprising from about 15 to about 95 wt. % lead, from about 1 to about 80 wt. % indium and the remainder essentially silver. More preferably, the lead-indium-silver solder comprises from about 85 to about 94 wt. % lead, from about 1 to about 5 wt. % indium and the remainder essentially silver. An important characteristic of the solder 18'' is that the flow stress is low and able to absorb the stresses caused by the mismatch between the coefficients of thermal expansion of the die 12'' and the substrate 14''. The solder layer 18'' preferably has a thickness of between about .025 mm to about .38 mm (about 1 to about 15 mils). A solder consisting of about 92.86Pb-4.76In-2.38Ag has a flow stress of about

-19-

31.4 MPa (about 4,560 psi). This solder is particularly useful in atmospheres where gold is present such as a die 12''' having a gold backing. The lead-indium-silver solder does not form any substantial intermetallic compounds in the presence of gold to reduce the thermal cycling capability of the structure 70 or to lower the cohesion of the die 12''' with the substrate 14'''.

10 The patents and publications set forth in this application are each intended to be incorporated in their entirety by reference herein.

15 It is apparent that there has been provided in accordance with the present invention a semiconductor die attach system and process of using the system which fully satisfies the objects, means and advantages set forth hereinabove. While the invention has been described in combination with the embodiments thereof, it is evident that many alternatives, modifications and variations will be apparent to those skilled in the art in light of the foregoing description. Accordingly, it is intended to embrace all such alternatives, modifications and variations as fall within the spirit and broad scope of the appended claims.

30

35

-20-

IN THE CLAIMS:

1. A semiconductor die attach system (10) adapted for attaching a semiconductor die (12) to a substrate (14), characterized by:

a substrate (14);

5 a semiconductor die (12);

a buffer component (16) disposed between and bonded to said substrate (14) and said semiconductor die (12) for withstanding thermal stress generated from thermal cycling of said substrate and die;

a layer of solder (18) bonding said buffer component (16) to said substrate (14), said layer of solder for dissipating thermal stress generated from thermal cycling of said substrate and die (12), said solder being selected from the group consisting of gold-silicon, gold-tin, silver-tin, copper-indium, silver-antimony-tin, lead-indium-tin, lead-indium-silver, lead-indium-silver-tin and mixtures thereof; and

20 a silver-glass adhesive (19) bonding said buffer component (16) to said die (12).

2. The die attach system (10) of claim 1 characterized in that said solder (18) is lead-indium-silver, said lead-indium-silver solder comprising from about 15 to about 95 wt. percent lead, from about 1 to about 80 wt. percent indium and the remainder essentially silver.

3. The die attach system (10) of claim 2 characterized in that said lead-indium-silver solder (18) comprises from about 85 to about 94 wt. percent lead, from about 1 to about 5 wt. percent indium and the remainder essentially silver.

-21-

4. The die attach system (17) of claim 2 characterized by first (20) and second (22) oxidation resistant layers disposed on opposite bonding surfaces of said buffer component (16'),  
5 said first and second oxidation resistant layers being selected from the group consisting of gold, silver, palladium, platinum and alloys thereof.

5. The die attach system (17) of claim 4 characterized by first (26) and second (24) barrier layers disposed between said first (20) and second (22) oxidation resistant layers, respectively, and  
5 said buffer component (16'), said first and second barrier layers being selected from the group consisting of nickel, cobalt and alloys thereof.

6. The die attach system (17) of claim 5 characterized by first (25) and second (27) intermediate layers to resist oxidation of said first (26) and second (24) barrier layers, said  
5 first and second intermediate barrier layers being formed of gold flashing.

7. The die attach system (17) of claim 5 characterized in that said substrate (14') has a third oxidation resistant layer (36) on the surface (34) adapted to have the lead-indium-silver  
5 solder (18') attached thereto, said third oxidation resistant layer being of a material selected from the group consisting gold, silver, palladium, platinum and alloys thereof.

-22-

8. The die attach system (17) of claim 7 characterized by a third barrier layer (32) between said third oxidation resistant layer (36) and said substrate (14'), said third barrier layer being of  
5 a material selected from the group consisting of nickel, cobalt and alloys thereof.

9. The die attach system (17) of claim 8 characterized by a third intermediate layer (35) disposed between said third barrier layer (32) and said third oxidation resistant layer (36), said  
5 third intermediate layer to resist oxidation of said third barrier layer, said third intermediate layer being formed of a gold flashing.

10. The die attach system (17) of claim 8 characterized in that said buffer component (16') has a coefficient of thermal expansion of about  $3.5 \mu\text{m/m}/^\circ\text{C}$  to about  $10.0 \mu\text{m/m}/^\circ\text{C}$  (about  $35 \times 10^{-7}$   
5 to about  $100 \times 10^{-7}$  in/in/ $^\circ\text{C}$ ), said buffer component being constructed of a material selected from the group consisting of tungsten, rhenium, molybdenum, alloys thereof, nickel-iron alloys, cermets and ceramics.

11. The die attach system (17) of claim 10 characterized in that said substrate (14') has a coefficient of thermal expansion of more than about  $14.0 \mu\text{m/m}/^\circ\text{C}$  (about  $140 \times 10^{-7}$  in/in/ $^\circ\text{C}$ ), said  
5 substrate being a material selected from the group consisting of metals, alloys, ceramics and cermets.



-23-

12. The die attach system (10) of claim 11 characterized by

a cap (54);

a leadframe (46) disposed between said  
5 substrate (14) and said cap; and

a sealing glass (44)(50) bonding said  
leadframe to said cap and said substrate to form a  
hermetically sealed package (56).

13. A process adapted to attach a  
semiconductor die (12) to a substrate (14),  
characterized by:

providing a substrate (14);

5 providing a semiconductor die (12);

providing a buffer component (16);

disposing said buffer component (16) between  
said substrate (14) and said semiconductor die  
(12) for withstanding thermal stress generated from  
10 thermal cycling of said substrate and said die;

disposing a layer of solder (18) between the  
substrate (14) and the buffer component (16), said  
layer of solder for dissipating thermal stress  
generated from thermal cycling of said substrate  
15 and die, said solder being selected from the group  
consisting of gold-silicon, gold-tin, silver-tin,  
silver-antimony-tin, lead-indium-tin,  
copper-indium, lead-indium-silver,  
lead-indium-silver-tin and mixtures thereof;

20 heating the buffer component (16) and the  
substrate (14) to bond the buffer component to the  
substrate;

disposing a silver-glass adhesive (19) between  
the die (12) and said buffer component (16) bonded  
25 to the substrate component (14); and

heating the adhesive (19), die (12) and buffer  
component (16) to melt the silver-glass adhesive  
and bond the buffer component to the die.

-24-

14. The process of claim 13 characterized by the step of selecting said lead-indium-silver solder, said lead-indium-silver solder (18) comprising from about 15 to about 95 wt. percent lead, from about 1 to about 80 wt. percent indium and the remainder essentially silver.

15. The process of claim 14 characterized by the steps of selecting said lead-indium-silver solder (18) from about 85 to about 94 wt. percent lead, from about 1 to about 5 wt. percent indium and the remainder essentially silver.

16. The process of claim 14 characterized by the steps of:

arranging first (20) and second (22) oxidation resistant layers on opposite surfaces (28) (30) of said buffer component (16'), and

selecting said first and second oxidation resistant layers from the group consisting of gold, silver, palladium, platinum and alloys thereof.

17. The process of claim 16 characterized by the steps of:

disposing first (26) and second (24) barrier layers between said first (20) and second (22) oxidation resistant layers, respectively, and said buffer component (16'); and

selecting said first and second barrier layers from the group consisting of nickel, cobalt and alloys thereof.

-25-

18. The process of claim 17 characterized by the step of:

disposing first (25) and second (27) intermediate layers to resist oxidation of said first (26) and second (24) barrier layers, said first and second intermediate barrier layers being formed of gold flashing.

19. The process of claim 18 characterized by the step of:

disposing a third oxidation resistant layer (36) on the surface (34) of said substrate (14') adapted to have the lead-indium-silver solder bonded thereto, said third oxidation resistant layer being of a material selected from the group consisting gold, silver, palladium, platinum and alloys thereof.

20. The process of claim 19 characterized by the step of providing a third barrier layer (32) between said substrate (14') and said third oxidation resistant layer (36), said third barrier layer being selected from the group consisting of nickel, cobalt and alloys thereof.

21. The process of claim 20 characterized by the step of:

disposing a third intermediate layer (35) disposed between said third barrier layer (32) and said third oxidation resistant layer (36), said third intermediate layer to resist oxidation of said third barrier layer, said third intermediate layer being formed of a gold flashing.

-26-

22. The process of claim 21 characterized by the steps of:

selecting said buffer component (16') having a coefficient of thermal expansion of from about  
5 3.5  $\mu\text{m}/\text{m}/^\circ\text{C}$  to about 10.0  $\mu\text{m}/\text{m}/^\circ\text{C}$  (about  $35 \times 10^{-7}$  to about  $100 \times 10^{-7}$  in/in/ $^\circ\text{C}$ ), and

selecting said buffer component from the group consisting of tungsten, rhenium, molybdenum, alloys thereof, nickel-iron alloys, cermets and ceramics.

23. The process of claim 22 characterized by the steps of:

selecting said substrate (14') having a coefficient of thermal expansion of more than about  
5 14.0  $\mu\text{m}/\text{m}/^\circ\text{C}$  (about  $140 \times 10^{-7}$  in/in/ $^\circ\text{C}$ ), and

selecting said substrate from the group consisting of metals, alloys, ceramics and cermets.

24. The article (17) characterized by production in accordance with the process of claim 13.

25. A semiconductor die attach system (60) adapted for attaching a semiconductor die (12'') to a substrate (14''), characterized by:

5 a substrate (14'');  
a semiconductor die (12'');  
a buffer component (16'') disposed between and bonded to said substrate (14'') and said semiconductor die (12'') for withstanding thermal stress generated from thermal cycling of said  
10 substrate and die, said buffer component having a coating of solder (18''), said coating of solder for dissipating thermal stress generated from thermal cycling of said substrate and said die,

-27-

15 said solder being selected from the group  
consisting of gold-silicon, gold-tin, silver-tin,  
silver-antimony-tin, lead-indium-tin,  
copper-indium, lead-indium-silver,  
lead-indium-silver-tin and mixtures thereof, said  
solder (18'') bonding said buffer component (16'')  
20 to said substrate (14''); and

a silver-glass adhesive (19'') bonding said  
solder coating (18'') on said buffer component  
(16'') and to said die (12'').

26. The die attach system (60) of claim 25  
characterized by said solder (18'') being said  
lead-indium-silver solder, said lead-indium-silver  
solder comprising from about 15 to about 95 wt.  
5 percent lead, from about 1 to about 80 wt. percent  
indium and the remainder essentially silver.

27. The die attach system (60) of claim 26  
characterized in that said lead-indium-silver  
solder (18'') comprises from about 10 to about 90  
wt. percent lead, from about 10 to about 20 wt.  
5 percent indium and the remainder essentially  
silver.

28. The die attach system (60) of claim 26  
characterized in that said substrate (14'') has a  
third oxidation resistant layer (36'') on the  
surface (34'') adapted to have the  
5 lead-indium-silver solder (18'') attached thereto,  
said third oxidation resistant layer being of a  
material selected from the group consisting gold,  
silver, palladium, platinum and alloys thereof.

-28-

29. The die attach system (60) of claim 28 characterized by a third barrier layer (32'') between said third oxidation resistant layer (36'') and said substrate (14''), said third barrier layer  
5 being of a material selected from the group consisting of nickel, cobalt and alloys thereof.

30. The die attach system (60) of claim 29 characterized by a third intermediate layer (35'') disposed between said third barrier layer (32'') and said third oxidation resistant layer (36''),  
5 said third intermediate layer to resist oxidation of said third barrier layer, said third intermediate layer being formed of a gold flashing.

31. The die attach system (60) of claim 29 characterized in that said buffer component (16'') has a coefficient of thermal expansion of about  
3.5  $\mu\text{m}/\text{m}/^\circ\text{C}$  to about 10.0  $\mu\text{m}/\text{m}/^\circ\text{C}$  (to about  $35 \times 10^{-7}$  to about  $100 \times 10^{-7}$  in/in/ $^\circ\text{C}$ ), said buffer  
5 component being constructed of a material selected from the group consisting of tungsten, rhenium, molybdenum, alloys thereof, nickel-iron alloys, cermets and ceramics.

32. The die attach system (60) of claim 31 characterized in that said substrate (14'') has a coefficient of thermal expansion of more than about  
14.0  $\mu\text{m}/\text{m}/^\circ\text{C}$  (about  $140 \times 10^{-7}$  in/in/ $^\circ\text{C}$ ), said  
5 substrate being a material selected from the group consisting of metals, alloys, ceramics and cermets.


-29-

33. The die attach system (60) of claim 32 characterized by:

a cap (54);

5 a leadframe (46) disposed between said substrate (14) and said cap (54); and

a sealing glass (44)(50) bonding said leadframe (46) to said cap (54) and said substrate (14) to form a hermetically sealed package (56).




-30-

34. A process adapted to attach a semiconductor die (12'') to a substrate (14''), characterized by the steps of:

- 5        providing a substrate (14'');  
      5        providing a semiconductor die (12'');  
          providing a buffer component (16'') having a solder coating (18''), said solder being selected from the group consisting of gold-silicon, gold-tin, silver-tin, silver-antimony-tin,  
10        lead-indium-tin, copper-indium, lead-indium-silver, lead-indium-silver-tin and mixtures thereof;  
          disposing said buffer component (16'') on said substrate (14'');  
15        heating said buffer (16'') and substrate (14'') assembly to at least the melting point of said solder;  
          cooling said buffer (16'') and substrate (14'') assembly to bond the buffer to the  
20        substrate;  
          disposing a silver-glass adhesive (19'') on the solder coated buffer (16'');  
          disposing said die (12'') on said glass adhesive (19'');  
25        heating the assembly comprising the substrate (14''), buffer (16''), silver-glass adhesive (19'') and die (12'') to drive off volatiles from the glass adhesive;  
          heating the assembly to melt the silver-glass  
30        adhesive (19''); and  
          cooling the assembly to bond the buffer (16'') to the die (12'').

35





-31-

35. The process of claim 34 characterized by the step of selecting said solder (18'') of lead-indium-silver solder, said lead-indium-silver solder being from about 15 to about 95 wt. percent lead, from about 1 to about 80 wt. percent indium and the remainder essentially silver.

36. The process of claim 35 characterized by the steps of selecting said lead-indium-silver solder (18'') from about 10 to about 90 wt. percent lead, from about 10 to about 20 wt. percent indium and the remainder essentially silver.

37. The process of claim 35 characterized by the step of providing a third oxidation resistant layer (36'') on the surface (34'') of said substrate (14'') adapted to have the lead-indium-silver solder (18'') attached thereto, said third oxidation resistant layer being of a material selected from the group consisting gold, silver, palladium, platinum and alloys thereof.

38. The process of claim 37 characterized by the step of providing a third barrier layer (32'') between said third oxidation resistant layer (36'') and said substrate (14''), said third barrier layer being of a material selected from the group consisting of nickel, cobalt and alloys thereof.

39. The process of claim 38 characterized by the step of providing a third intermediate layer (35'') disposed between said third barrier layer (32'') and said third oxidation resistant layer (36''), said third intermediate layer to resist oxidation of said third barrier layer, said third intermediate layer being formed of a gold flashing.

-32-

40. The process of claim 38 characterized by the steps of:

selecting said buffer component (16'') having a coefficient of thermal expansion of from about  
5 3.5  $\mu\text{m}/\text{m}/^\circ\text{C}$  to about 10.0  $\mu\text{m}/\text{m}/^\circ\text{C}$  (about  $35 \times 10^{-7}$  to about  $100 \times 10^{-7}$  in/in/ $^\circ\text{C}$ ), and

selecting said buffer component (16'') from the group consisting of tungsten, rhenium, molybdenum, alloys thereof, nickel-iron alloys,  
10 cermets and ceramics.

41. The process of claim 40 characterized by the steps of:

selecting said substrate (14'') having a coefficient of thermal expansion of more than about  
5 14.0  $\mu\text{m}/\text{m}/^\circ\text{C}$  (about  $140 \times 10^{-7}$  in/in/ $^\circ\text{C}$ ), and

selecting said substrate (14'') from the group consisting of metals, alloys, ceramics and cermets.

42. The article (60) characterized by production in accordance with the process of claim 34.

43. A semiconductor die attach system (70) adapted for attaching a semiconductor die (12''') to a substrate (14'''), characterized by :

a substrate (14''');

5 a semiconductor die (12''');

a layer of solder (18''') disposed between and bonded to said substrate (14''') and said semiconductor die (12''') for dissipating thermal stress from thermal cycling of said substrate and  
10 die, said solder being selected from the group consisting of lead-indium-silver, lead-indium-silver-tin and mixtures thereof.

-33-

44. The die attach system (70) of claim 43 characterized in that said layer of solder (18'') has a thickness of between about .025 mm to about .38 mm (about 1 to about 15 mils).

45. A process adapted to attach a semiconductor die (12'') to a substrate (14''), characterized by the steps of:

- providing a substrate (14'');
- 5 providing a semiconductor die (12'');
- disposing a layer of solder (18'') between said substrate (14'') and said die (12'') to dissipate thermal stress generated from thermal cycling of the substrate and die, said solder being
- 10 selected from the group consisting of lead-indium-silver, lead-indium-silver-tin and mixtures thereof;
- heating the structure (70) comprising the substrate (14''), layer of solder (18'') and the
- 15 die (12'') to at least the melting temperature of the solder; and
- cooling the structure (70) whereby the layer of solder (18'') bonds the substrate (14'') to the die (12'').

46. The process of claim 45 characterized by the step of providing said layer of solder (18'') having a thickness between about .025 mm to about .38 mm (about 1 to about 15 mils).

## AMENDED CLAIMS

[received by the International Bureau  
on 25 April 1988 (25.04.88);  
original claims 43-46 cancelled, claims 1,10,13,22,24,31,  
34 and 40 amended; other claims unchanged (11 pages)]

1. A semiconductor die attach system (10)  
adapted for attaching a semiconductor die (12)  
to a substrate (14), characterized by:

a substrate (14);

5 a semiconductor die (12);

a buffer component (16) with a coefficient  
of thermal expansion of about  $3.5 \mu\text{m/m}/^\circ\text{C}$  to  
about  $10.0 \mu\text{m/m}/^\circ\text{C}$  (about  $35 \times 10^{-7}$  to about  
 $100 \times 10^{-7}$  in/in/ $^\circ\text{C}$ ) disposed between and bonded  
10 to said substrate (14) and said semiconductor  
die (12) for withstanding thermal stress  
generated from thermal cycling of said substrate  
and die;

a layer of solder (18) bonding said buffer  
15 component (16) to said substrate (14), said  
layer of solder for dissipating thermal stress  
generated from thermal cycling of said substrate  
and die (12), said solder being selected from  
the group consisting of gold-silicon, gold-tin,  
20 silver-tin, copper-indium, silver-antimony-tin,  
lead-indium-tin, lead-indium-silver,  
lead-indium-silver-tin and mixtures thereof; and

a silver-glass adhesive (19) bonding said  
buffer component (16) to said die (12).

2. The die attach system (10) of claim 1  
characterized in that said solder (18) is  
lead-indium-silver, said lead-indium-silver  
solder comprising from about 15 to about 95 wt.  
5 percent lead, from about 1 to about 80 wt.  
percent indium and the remainder essentially  
silver.

3. The die attach system (10) of claim 2 characterized in that said lead-indium-silver solder (18) comprises from about 85 to about 94 wt. percent lead, from about 1 to about 5 wt. percent indium and the remainder essentially silver.

8. The die attach system (17) of claim 7 characterized by a third barrier layer (32) between said third oxidation resistant layer (36) and said substrate (14'), said third barrier layer being of a material selected from the group consisting of nickel, cobalt and alloys thereof.

9. The die attach system (17) of claim 8 characterized by a third intermediate layer (35) disposed between said third barrier layer (32) and said third oxidation resistant layer (36), said third intermediate layer to resist oxidation of said third barrier layer, said third intermediate layer being formed of a gold flashing.

10. The die attach system (17) of claim 8 characterized in that said buffer component (16') constructed of a material selected from the group consisting of tungsten, rhenium molybdenum, alloys thereof, nickel-iron alloys, cermets and ceramics.

11. The die attach system (17) of claim 10 characterized in that said substrate (14') has a coefficient of thermal expansion of more than about  $14.0 \mu\text{m/m}/^\circ\text{C}$  (about  $140 \times 10^{-7} \text{ in/in}/^\circ\text{C}$ ), said substrate being a material selected from the group consisting of metals, alloys, ceramics and cermets.

12. The die attach system (10) of claim 11 characterized by

a cap (54);

5 a leadframe (46) disposed between said substrate (14) and said cap; and

a sealing glass (44) (50) bonding said leadframe to said cap and said substrate to form a hermetically sealed package (56).

13. A process adapted to attach a semiconductor die (12) to a substrate (14), characterized by:

providing a substrate (14);

5 providing a semiconductor die (12) said buffer component having a coefficient of thermal expansion of about  $3.5 \mu\text{m}/\text{m}/^\circ\text{C}$  to about  $10.0 \mu\text{m}/\text{m}/^\circ\text{C}$  (about  $35 \times 10^{-7}$  to about  $100 \times 10^{-7}$  in/in/ $^\circ\text{C}$ );

10 providing a buffer component (16) between said substrate (14) and said semiconductor die (12) for withstanding thermal stress generated from thermal cycling of said substrate and said die;

15 disposing a layer of solder (18) between the substrate (14) and the buffer component (16), said layer of solder for dissipating thermal stress generated from thermal cycling of said substrate and die, said solder being  
20 selected from the group consisting of gold-silicon, fold-tin, silver-tin, silver-antimony-tin, lead-indium-tin, copper-indium, lead-indium-silver, lead-indium-silver-tin and mixtures thereof;

- 25        heating the buffer component (16) and the  
         substrate (14) to bond the buffer component to  
         the substrate;
- disposing a silver-glass adhesive (19)  
         between the die (12) and said buffer component  
30        (16) bonded to the substrate component (14); and  
         heating the adhesive (19), die (12) and  
         buffer component (16) to melt the silver-glass  
         adhesive and bond the buffer component to the  
         die.



22. The process of claim 21 characterized by the step of selecting said buffer component (16') from the group consisting of tungsten, rhenium, molybdenum, alloys thereof, nickel-iron alloys, cermets and ceramics.

23. The process claim 22 characterized by the steps of:

selecting said substrate (14') having a coefficient of thermal expansion of more than about  $14.0 \mu\text{m/m}/^\circ\text{C}$  (about  $140 \times 10^{-7} \text{ in/in}/^\circ\text{C}$ ), and

selecting said substrate from the group consisting of metals, alloys, ceramics and cermets.

24. The articles (17) characterized by production in accordance with the process of claim 13.

25. A semiconductor die attach system (60) adapted for attaching a semiconductor die (12'') to a substrate (14''), characterized by:

a substrate (14'');

a semiconductor die (12'');

a buffer component (16'') having a coefficient of thermal expansion of about  $3.5 \mu\text{m/m}/^\circ\text{C}$  to about  $10.0 \mu\text{m/m}/^\circ\text{C}$  (about  $35 \times 10^{-7}$  to about  $100 \times 10^{-7} \text{ in/in}/^\circ\text{C}$ ) disposed between and bonded to said substrate (14'') and said semiconductor die (12'') for withstanding thermal stress generated from thermal cycling of said substrate and die, said buffer component having a coating of solder (18''), said coating

- 15 of solder for dissipating thermal stress generated from thermal cycling of said substrate and said die,

29. The die attach system (60) of claim 28 characterized by a third barrier layer (32'') between said third oxidation resistant layer (36'') and said substrate (14''), said third barrier layer being of a material selected from the group consisting of nickel, cobalt and alloys thereof.

30. The die attach system (60) of claim 29 characterized by a third intermediate layer (35'') disposed between said third barrier layer (32'') and said third oxidation resistant layer (36''), said third intermediate layer to resist oxidation of said third barrier layer, said third intermediate layer being formed of a gold flashing.

31. The die attach system (60) of claim 29 characterized in that said buffer component (16'') is constructed of a material selected from the group consisting of tungsten, rhenium, molybdenum, alloys thereof, nickel-iron alloys cermets and ceramics.

32. The die attach system (60) of claim 31 characterized in that said substrate (14'') has a coefficient of thermal expansion of more than about  $14.0 \mu\text{m/m}/^\circ\text{C}$  (about  $140 \times 10^{-7} \text{ in/in}/^\circ\text{C}$ ), said substrate being a material selected from the group consisting of metals, alloys ceramics and cermets.

34. A process adapted to attach a semiconductor die (12'') to a substrate (14''), characterized by the steps of:

providing a substrate (14'');

5 providing a semiconductor die (12'');

providing a buffer component (16'') said buffer component having a coefficient of thermal expansion of about  $3.5 \mu\text{m/m}/^\circ\text{C}$  to about  $10.0 \mu\text{m/m}/^\circ\text{C}$  (about  $35 \times 10^{-7}$  to about  $100 \times 10^{-7}$  in/in/ $^\circ\text{C}$ ) and said buffer component further having a solder coating (18''), said solder being selected from the group consisting of gold-silicon, gold-tin, silver-tin, silver-antimony-tin, lead-indium-tin, copper-indium, lead-indium-silver, lead-indium-silver-tin and mixtures thereof;

15 disposing said buffer component (16'') on said substrate (14'');

heating said buffer (16'') and substrate (14'') assembly to at least the melting point of the solder;

cooling said buffer (16'') and substrate (14'') assembly to bond the buffer to the substrate;

25 disposing a silver-glass adhesive (19'') on the solder coated buffer (16'');

disposing said die (12'') on said glass adhesive (19'');

heating the assembly comprising the substrate (14''), buffer (16''), silver-glass adhesive (19'') and die (12'') to drive off volatiles from the glass adhesive;

30 heating the assembly to melt the silver-glass adhesive (19''); and

35           cooling the assembly to bond the buffer  
(16'') to the die (12'').

40. The process of claim 38 characterized by the step of selecting said buffer component (16'') from the group consisting of tungsten, rhenium, molybdenum, alloys thereof, nickel-iron  
5 alloys, cermets and ceramics.

41. The process of claim 40 characterized by the steps of:

- selecting said substrate (14'') having a coefficient of thermal expansion of more than  
5 about  $14.0 \mu\text{m}/\text{m}/^\circ\text{C}$  (about  $140 \times 10^{-7}$ ), and  
selecting said substrate (14'') from the group consisting of metals, alloys ceramics and cermets.




42. The article (60) characterized by production in accordance with the process of claim 34.

## STATEMENT UNDER ARTICLE 19

The claims have been amended to limit the buffer component to materials having a coefficient of thermal expansion between from about  $3.5 \mu\text{m/m/}^\circ\text{C}$  and about  $10.0 \mu\text{m/m/}^\circ\text{C}$ . Support for this amendment may be found in Applicant's Specification at Page 8, lines 32 - 35. This amendment will distinguish the buffer component from citations to a die attach pad which is a part of a leadframe where the leadframe is copper or a copper base alloy. It is believed this amendment distinguishes amended independent Claims 1, 13, 25 and 34 from the Butt citations (U.S. Patent No. 4,594,770 at Column 3, line 19 and U.S. Patent No. 4,656,499 at Column 5, line 46).


Claims 43 - 46 have been canceled. These claims were directed to use of a soft compliant solder without disposing a buffer component between the substrate and semiconductor device.

1 / 2






2 / 2



**FIG - 3**



**FIG - 5**

# INTERNATIONAL SEARCH REPORT

International Application No PCT/US87/02715

<b>I. CLASSIFICATION OF SUBJECT MATTER</b> (if several classification symbols apply, indicate all) <sup>3</sup> According to International Patent Classification (IPC) or to both National Classification and IPC Int. CL.(4) HO1L 23/10, 23/12, 23/14, 23/18 U.S. CL. 357/74, 80, 73, 67; 174/52FP; 437/209, 211, 213, 214, 219																	
<b>II. FIELDS SEARCHED</b> <div style="text-align: center; border-top: 1px solid black; border-bottom: 1px solid black;">Minimum Documentation Searched <sup>4</sup></div> <table style="width: 100%; border-collapse: collapse;"> <tr> <th style="width: 20%; text-align: left; border-bottom: 1px solid black;">Classification System</th> <th style="text-align: left; border-bottom: 1px solid black;">Classification Symbols</th> </tr> <tr> <td style="vertical-align: top; padding: 5px;">US</td> <td style="vertical-align: top; padding: 5px;">           357/74, 80, 73, 67            174/52FP            437/209, 211, 213, 214, 219         </td> </tr> </table> <div style="text-align: center; border-top: 1px solid black; border-bottom: 1px solid black;">Documentation Searched other than Minimum Documentation to the Extent that such Documents are Included in the Fields Searched <sup>5</sup></div>			Classification System	Classification Symbols	US	357/74, 80, 73, 67 174/52FP 437/209, 211, 213, 214, 219											
Classification System	Classification Symbols																
US	357/74, 80, 73, 67 174/52FP 437/209, 211, 213, 214, 219																
<b>III. DOCUMENTS CONSIDERED TO BE RELEVANT</b> <sup>14</sup> <table style="width: 100%; border-collapse: collapse;"> <tr> <th style="width: 10%; text-align: left; border-bottom: 1px solid black;">Category <sup>6</sup></th> <th style="text-align: left; border-bottom: 1px solid black;">Citation of Document, <sup>16</sup> with indication, where appropriate, of the relevant passages <sup>17</sup></th> <th style="width: 10%; text-align: left; border-bottom: 1px solid black;">Relevant to Claim No. <sup>18</sup></th> </tr> <tr> <td style="vertical-align: top; padding: 5px;">Y, P</td> <td style="vertical-align: top; padding: 5px;">US, A, 4656499 (BUTT) 07 April 1987, see column 5, lines 46 to 58.</td> <td style="vertical-align: top; padding: 5px;">1-46</td> </tr> <tr> <td style="vertical-align: top; padding: 5px;">Y</td> <td style="vertical-align: top; padding: 5px;">US, A 4480261 (HATTORI ET AL) 30 October 1984, see entire document.</td> <td style="vertical-align: top; padding: 5px;">1-46</td> </tr> <tr> <td style="vertical-align: top; padding: 5px;">Y</td> <td style="vertical-align: top; padding: 5px;">US, A 3729820 (IHOCHI ET AL) 01 May 1973, see entire document.</td> <td style="vertical-align: top; padding: 5px;">1-46</td> </tr> <tr> <td style="vertical-align: top; padding: 5px;">Y</td> <td style="vertical-align: top; padding: 5px;">US, A 4594770 (BUTT) 17 June 1986, see column 3, lines 19-35.</td> <td style="vertical-align: top; padding: 5px;">1-46</td> </tr> </table>			Category <sup>6</sup>	Citation of Document, <sup>16</sup> with indication, where appropriate, of the relevant passages <sup>17</sup>	Relevant to Claim No. <sup>18</sup>	Y, P	US, A, 4656499 (BUTT) 07 April 1987, see column 5, lines 46 to 58.	1-46	Y	US, A 4480261 (HATTORI ET AL) 30 October 1984, see entire document.	1-46	Y	US, A 3729820 (IHOCHI ET AL) 01 May 1973, see entire document.	1-46	Y	US, A 4594770 (BUTT) 17 June 1986, see column 3, lines 19-35.	1-46
Category <sup>6</sup>	Citation of Document, <sup>16</sup> with indication, where appropriate, of the relevant passages <sup>17</sup>	Relevant to Claim No. <sup>18</sup>															
Y, P	US, A, 4656499 (BUTT) 07 April 1987, see column 5, lines 46 to 58.	1-46															
Y	US, A 4480261 (HATTORI ET AL) 30 October 1984, see entire document.	1-46															
Y	US, A 3729820 (IHOCHI ET AL) 01 May 1973, see entire document.	1-46															
Y	US, A 4594770 (BUTT) 17 June 1986, see column 3, lines 19-35.	1-46															
<div style="display: flex; justify-content: space-between;"> <div style="width: 45%;"> <p><sup>15</sup> Special categories of cited documents:</p> <p>"A" document defining the general state of the art which is not considered to be of particular relevance</p> <p>"E" earlier document but published on or after the international filing date</p> <p>"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)</p> <p>"O" document referring to an oral disclosure, use, exhibition or other means</p> <p>"P" document published prior to the international filing date but later than the priority date claimed</p> </div> <div style="width: 45%;"> <p>"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention</p> <p>"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step</p> <p>"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.</p> <p>"&amp;" document member of the same patent family</p> </div> </div>																	
<b>IV. CERTIFICATION</b> <table style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%; padding: 5px; vertical-align: top;">           Date of the Actual Completion of the International Search <sup>1</sup>  <div style="text-align: center; font-weight: bold;">05 February 1987</div> </td> <td style="width: 50%; padding: 5px; vertical-align: top;">           Date of Mailing of this International Search Report <sup>2</sup>  <div style="text-align: center; font-weight: bold; font-size: 1.2em;">03 MAR 1988</div> </td> </tr> <tr> <td style="padding: 5px; vertical-align: top;">           International Searching Authority <sup>1</sup>  <div style="text-align: center; font-weight: bold;">ISA/USA</div> </td> <td style="padding: 5px; vertical-align: top;">           Signature of Authorized Officer <sup>20</sup>  <div style="text-align: center;">              Sheila V. Clark           </div> </td> </tr> </table>			Date of the Actual Completion of the International Search <sup>1</sup> <div style="text-align: center; font-weight: bold;">05 February 1987</div>	Date of Mailing of this International Search Report <sup>2</sup> <div style="text-align: center; font-weight: bold; font-size: 1.2em;">03 MAR 1988</div>	International Searching Authority <sup>1</sup> <div style="text-align: center; font-weight: bold;">ISA/USA</div>	Signature of Authorized Officer <sup>20</sup> <div style="text-align: center;">              Sheila V. Clark           </div>											
Date of the Actual Completion of the International Search <sup>1</sup> <div style="text-align: center; font-weight: bold;">05 February 1987</div>	Date of Mailing of this International Search Report <sup>2</sup> <div style="text-align: center; font-weight: bold; font-size: 1.2em;">03 MAR 1988</div>																
International Searching Authority <sup>1</sup> <div style="text-align: center; font-weight: bold;">ISA/USA</div>	Signature of Authorized Officer <sup>20</sup> <div style="text-align: center;">              Sheila V. Clark           </div>																